Abstract-We present a new approach to design resonant dc-dc converters, that allows us to achieve both a more accurate implementation and a simpler architecture, by reducing the number of required passive components. The approach is applied to a class-E topology, and it is based on the analytic solution of the system of differential equations regulating the converter evolution. Our technique is also capable of taking into account the most important circuit nonidealities. This represents an important breakthrough with respect to the state of the art, where class-E circuit analysis is based on strong simplifying assumptions, and the final circuit design is achieved by means of numerical simulations after many time-consuming parametric sweeps. The developed methodology is dimensionless, and the achieved design curves can be denormalized to easily get the desired circuit design. Measurements on two different prototypes confirm an extremely high adherence to the developed mathematical approach.
Unfortunately, the design of a VHF switching power converter poses several challenges. In particular, the main issue is the converter efficiency, since switching losses are increasing with the switching frequency [1] . To solve the impasse, resonant class-E dc-dc converters were introduced [5] , [6] , exploiting the so-called soft switching technique.
Roughly speaking, they embed a resonant circuit that shapes the voltage across the semiconductor switching device in such a way that it naturally reaches zero immediately before the instant in which the switch is turned ON [7] , allowing current to start flowing. Additionally, it is possible to impose that the voltage goes to zero smoothly, i.e., with zero time derivative.
These two conditions are known respectively as zero-voltage switching (ZVS) and zero-voltage derivative switching (ZVDS), and satisfying them produces a reduction of the voltage-current product of the switching device at turn-on instants, lowering (ideally, down to zero) the energy loss per cycle, with beneficial effects also in terms of electromagnetic interference mitigation and stress reduction on switching devices.
While the classical procedure for resonant converter design relies on heavy simplifying assumptions, here, we propose a novel approach where the exact dynamics of the system is taken into consideration. By solving the system of ordinary differential equations (ODE) regulating the converter behavior, and by considering the converter operating at steady-state condition as in [8] [9] [10] , we develop a mathematical framework which makes possible a fast and accurate circuit design.
In addition to the obvious advantage of achieving a less approximate design without resorting to circuit-level simulations, the ability of considering nonsimplified dynamics allows us to eliminate circuit elements, such as bulky RF choke inductors, high-Q filters or tuned matching network conventionally introduced to justify model simplifications. This has a tremendous impact on circuit size and complexity and allows us to apply our approach to an extremely lightweight class-E architecture that can be configured either as an isolated or nonisolated topology.
Some preliminary results, limited to the case of ideal circuit components, were reported in [11] , where we presented an initial study of the ODE-based approach. A first dc-dc converter prototype has been designed and described in [12] . Here, with respect to [11] and [12] , we present three additional steps.
1) We include the most important circuit nonidealities and parasitic elements in the model. This allows us to obtain an almost perfect match between the expected circuit behavior and the actual measurements, and to make this procedure extremely useful for circuit designers.
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2) We introduce a suitable normalization that makes the circuit design independent of the values of voltages, currents, and switching frequency. We also provide general design curves that allow any designer to immediately solve the converter design problem by simply denormalizing the general solution. 3) We validate the improved methodology by implementing two new circuit prototypes. The almost perfect match between theoretical and measured waveforms in both circuits confirms the validity of the design tool and opens new optimization possibilities in class E dc-dc converter design. This paper is organized as follows. Section II reviews the state-of-the-art design methodology of class-E dc-dc converters and introduces the resonant topology considered in this paper. In Section III, we develop the framework for the exact circuit analysis. Then, in Section IV, our design approach is explained and used for achieving general design curves in Section V. The implementation of the two prototypes is presented in Section VI, and, finally, we draw the conclusion.
II. CLASS-E DC-DC CONVERTERS
Class-E dc-dc converters were first introduced in the early 1980s to take advantage of the radio frequency (RF) design techniques in high-frequency dc-dc power conversion, aiming to move from the common single power source scenario to lowpower, small-size, distributed power modules [5] , [6] , [13] . The key point was to increase efficiency at high speed of operation by moving from rectangular pulse waveforms to sinusoidal-like ones.
A. Conventional Class-E Converter Design Approach
All class-E dc-dc converter topologies are based on two fundamental building blocks, a class-E inverter [7] , [14] and a rectifying stage [15] - [18] , usually connected together by means of an LC filter that acts as impedance matching network. A very common topology used for isolated converters is represented in Fig. 1 (taken from [13] ).
The inverter stage is basically a class-E amplifier working at frequency f s , and loaded with a nonresistive network designed to properly shape the voltage across the transistor and achieve optimal operation, i.e., ZVS and (possibly) ZVDS conditions. More specifically, the inverter design is achieved by assuming the equivalent input impedance Z eq (f s ) of the rectifier as load. The resonant rectifier (i.e., a rectifier properly connected with reactive elements) makes the final ac/dc conversion. Its design is achieved by approximating the input voltage as a sinusoidal tone at the converter working frequency f s . To ensure both the aforementioned assumptions, allowing the actual circuit behavior to match the approximated one, the inverter and rectifier are connected by means of a high-Q LC filter, ensuring both an impedance matching (from the inverter point of view) and harmonics filtering (from the rectifier point of view). A large RF choke inductor is also commonly employed to ensure that the simplifying assumption of a constant current power source is actually satisfied.
In this way, the whole converter design can be readily obtained taking advantage of well-known RF techniques [13] .
In recent years, research efforts have been focused on the investigation of different inverter and rectifier topologies [19] [20] [21] [22] [23] [24] to increase efficiency or reduce device stress. As an example, the φ 2 converter [19] was introduced to decrease the peak level of the MOS switch drain-source voltage. A few contributions also tried a mathematical formalization of the converter analysis aiming to reduce the circuit complexity by removing unnecessary reactive elements such as the RF choke inductor [25] . However, the achieved accuracy is always limited by the aforementioned sinusoidal approximation, that makes necessary the presence of the LC filter, and causes appreciable differences between the theoretical circuit evolution and the actual one. Consequently, a simulation-based tuning of circuit parameters is needed to identify the optimal operating point.
B. Proposed Circuit Description
The schematic of the circuit we consider is shown in its isolated and nonisolated configuration in Fig. 2(a) and (b), respectively. In both cases, we indicate the input voltage with V in , the output voltage with V out , and we assume a resistive load R load , with load current given by I out = V out /R load . Like any class-E dc-dc converter, the circuit can be separated into an inverter and a rectifying stage, connected together either by a coupling transformer or by a pairing inductance L pair .
Note that the two schematics of Fig. 2 represent only the "core" of a class-E dc-dc converter. Actually, two subcircuits required to obtain the complete scheme used in practice are not considered.
The first one is a gate driver circuit for the MOS switch. With respect to this, it is worth noticing that in practical cases, the most common approach is to embed a self-resonant gate driver circuit with the aim of improving energy efficiency [26] . In this paper, to maintain focus on the main contribution, we decided to simply assume that the oscillation frequency is regulated by an external clock generator, which turns ON and OFF the MOS switch at frequency f s with duty cycle D.
The second subcircuit is the load regulator. In class-E dc-dc converters, ZVS and ZVDS are achieved only for a specific optimal operating point, i.e., for a given R load or equivalently a given output power. To preserve ZVS and ZVDS with a variable load, an ON-OFF control [25] , [27] is typically employed. Without entering into details, this approach allows the converter only to be in an OFF state (where the output voltage is maintained constant by C load ) or to work in the optimal operating point. Under this assumption, the converter design is achieved considering the maximum output power, i.e., the minimum R load , and the ratio between the actual output power and the maximum one is set by the ON/OFF ratio. Again, to maintain our paper focused on its main contribution and simplifying the presentation as much as possible, in this paper, we do not consider the ON-OFF control, and we design the circuit according to the maximum output deliverable power.
An example of the typical circuit waveforms of the dc-dc converter of Fig. 2(a) , designed accordingly to the proposed methodology, can be observed in the SPICE simulation waveforms of Fig 3. The picture includes the voltage V C in v (t) and the current I inv (t) at the inverter side, and the voltage V C r e c (t) and the current I rec (t) at the rectifier side. The (almost constant due to C load ) output voltage V out and output current I out are also shown; note that, accordingly to the schematic of Fig. 2 , and considering a zero average current flowing through the output capacitor in steady-state condition, I out can be expressed as a function of the mean value of I rec (t) as
It is worth stressing that the desired ZVS and ZVDS operation conditions have been perfectly ensured, as V C in v (t) smoothly crosses the zero level at the MOS turn-on instant.
III. ODE-BASED CIRCUIT ANALYSIS

A. Nonidealities Modeling
To develop an accurate mathematical model for the dc-dc converters of Fig. 2 , for every device (with the exception of C load ), we consider a very simple equivalent circuit that includes nonidealities and parasitic effects as summarized in Fig. 4 .
More specifically, for inductors and capacitors, we use the classical equivalent circuit for lossy reactive components operating at angular frequency ω s = 2πf s of Fig. 4(a) and (b) , respectively. The value of the series resistances is linked to the quality factors Q L and Q C by
Conversely, C load is not part of a resonating circuit, but its role is just to limit oscillations in the output voltage V out as much as possible. Therefore, we will adopt in the following a common assumption for all dc-dc switching converters and replace the R load and C load network with an ideal dc voltage source V out . Active devices (i.e., the MOS switch and the rectifying diode) are modeled as switches that can be either in a completely ON or OFF state. When ON, the MOS switch is replaced by a reasonably small R When in the OFF state, we assume that the diode is equivalent to an open circuit. Note that parasitic capacitances on both the MOS switch and the diode, that may be relevant in particular in their OFF state, have not been explicitly modeled. In fact, for typical values of the external capacitors C inv and C rec , these parasitic effects can be considered as masked or conveniently absorbed by them; this is a very common assumption in almost all class-E design approaches, and we adopted it here as well.
Finally, the transformer is modeled with the standard equivalent circuit of Fig. 4 (e) [28] , where all the elements are referred to the primary side and an ideal transformer with turns ratio n = n s /n p couples the secondary side. The total inductance L p seen at the primary side is split into a magnetizing inductance kL p and two leakage inductances (1 − k)L p by means of the coupling coefficient k. The equivalent circuit also includes a resistance R core mainly modeling energy loss in the magnetic core, and two resistances R p modeling wire turns losses.
When replacing all devices of Fig. 2 with the equivalent of Fig. 4 , we get the two schematics of Fig. 5 (a) and (b). In the figure, we have also included two additional resistances R in and R out to model other possible circuit losses (e.g., current sensing resistors, a nonideal voltage source, etc.), and in the isolated topology, we have replaced all elements at the secondary side of the transformer (i.e., L rec , C rec , C load , R load , R out , and the rectifying diode) with the corresponding equivalent ones at the primary side.
The differences between the circuits of where the first line refers to Fig. 5(a) , and the second one to Fig. 5(b) , and by defining for both cases
B. Converter Analysis
By modeling the MOS switch and the rectifying diode as devices that can be only in an ON or an OFF state, the analysis of the circuit of Fig. 5(c) can be achieved by considering separately the four different configurations determined by the possible ON/OFF combinations of the state of the two devices. We denote them as zones, referred to with Z j , j = 1, . . . , 4. The schematic associated to each zone is depicted in Fig. 6 . . Equivalent circuit models used for the converter analysis according to the four different zones. In Z 1 and Z 2 , the MOS switch is OFF, and it is not taken into account; in Z 3 and Z 4 , the MOS is ON and it is replaced by a R DS resistance, while the C r is not considered in the equivalent circuit. The rectifying diode is OFF in Z 2 and Z 3 , and therefore, it is removed from the equivalent circuit; in Z 1 and Z 4 , the diode is ON, and it is modeled as a voltage source V D and a resistance R D , while C i is not considered. In each zone, the equivalent circuit is linear and its evolution is regulated by the differential equation system written below.
The four circuits of Fig. 6 have been obtained as follows. The MOS switch is OFF in Z 1 and Z 2 , where it is modeled as an open circuit. In Z 3 and Z 4 , it is ON and replaced by R DS , that is assumed very small. Therefore, V C i (t) is vanishing, and the current I L i (t) is all flowing through the MOS, so that C i has almost no effect and is not considered. Conversely, the rectifying diode is OFF in Z 2 and Z 3 and ON in Z 1 and Z 4 where, since R D is small, we have V C r (t) ≈ −V D so that C r can be assumed to have no influence on the circuit.
As previously explained, in all four cases, the load network R l -C l has been replaced by a constant voltage generator V o .
The four achieved circuits are linear, and their evolution can be obtained by solving the four associated systems of linear ODEs, whose order ranges from 2 (in Z 4 ) to 4 (in Z 2 ), and which are reported below each schematic in Fig. 6 . The evolution of the whole converter can then be obtained by ensuring the continuity of the capacitance voltages and of the inductor currents when switching from one zone to another one.
To express the results of our analysis in a more compact and useful form, we need to introduce a suitable normalization for all equations of 
Observing that R l = V o /I o , let us also introduce the five dimensionless parameters q i , q r , q x , k i , and k r defined by
We express the equivalent series resistances for the five reactive elements L i , L x , L r , C i , and C r exploiting the definition of the quality factors
, and Q C r as in (2). Then, let us also define
so that g DS , g D , g i , and g o play the role of quality factors for, respectively, the MOS switch, the rectifying diode, and the input and output node. Finally, μ and v D are the normalization of the input voltage and the diode forward voltage drop:
The advantage of this approach is that the normalized system fully describes the circuit topology, and it is independent of the switching frequency and of the output voltage and power. . With these, the systems describing the evolution of the four zones can be written as in Equation (7) at the bottom of this page.
With this approach, the evolution of the circuit in a clock period can be easily described once the succession of zones is known. Despite a few different sequences can be observed, particularly in rather unpractical situations such as when the system is not in a steady-state condition, or when the considered quality factors of the components are extremely low, in all realistic cases, the succession of zone is the one depicted in Fig. 7 . For this reason, and since to consider a mathematical framework able to deal will all possible zone sequences would considerably complicate our design procedure without any real practical benefit, in the following, we limit ourselves to consider this case only.
Mathematically, let us set the normalized time to θ = θ 0 = 0 when the MOS switch is turned OFF while the diode is still ON. At this time instant, we can approximate v C i (0) = 0 and v C r (0) = −v D , and we define
Then, Z 1 starts, followed by Z 2 , Z 3 , and Z 4 as described in the following.
Zone Z 1 : Let us refer to normalized currents and voltages in this zone with i
, and v
. In this zone, we can assume that v
(θ) is regulated by (7) with m ON = 0 and d ON = 1. The computation of the evolution is reported in the Appendix; the result can be found in (A2), and the three coefficients c 1 , c 2 , and c 3 must be computed to satisfy the initial conditions
The zone ends at θ = θ 1 , which is defined as the normalized time instant in which the diode turns OFF. The value of θ 1 is computed by solving i (7) is turned into a fourth-order system in the variables i
and by assuming
Z 2 ends at θ 2 = 2π(1−D), when the MOS switch is externally turned ON, while the diode is still OFF. Note that, accordingly to the assumptions of Section II-B, θ 2 is actually a degree of freedom of the system, since D is not constrained but can be freely set.
Zone 
The zone Z 3 ends at θ 3 , when the voltage v C r (θ) turns negative and is able to switch the diode ON. Mathematically, θ 3 is the normalized time that solves v 
is given by (A8), where the coefficients c 1 , c 2 are computed in accordance to the initial conditions
This zone ends at θ = θ 4 = 2π, when the MOS switch is turned OFF, and the system evolution starts again from Z 1 .
In conclusion, the normalized analytic evolution of the converter in the considered clock period is then given by the piecewise solution
. . , 4, θ 0 = 0 and θ 4 = 2π, and which depends on the dimensionless parameters
Note that some of the above parameters are fixed by technological constraints (such as inductors and capacitors quality factors, as well as k i and v D ) or circuital ones (such as μ). Others are not constrained, and can be set to achieve the desired ZVS and ZVDS behavior. In particular, the parameters that can be easily tuned by a designer are q i , q r , q x , and k r , representing the normalized value of C i , C r , L x , and L r . Also the duty cycle D can be tuned for optimization purposes. Conversely, the values of i
, despite unconstrained, are regulated by the circuit evolution.
IV. CIRCUIT DESIGN TECHNIQUE
From (10), one can get the converter design once behavioral constraints are expressed into a mathematical form.
1) Stationary condition: It is achieved when
Equations (12) and (13) are used to ensure that the two current waveforms i L i (θ) and i L r (θ) are periodic waveforms. 1 Equation (14) derives from (1) under the assumption to compute the mean value of I rec (t) as its average value in a period, and considering the normalization introduced in (3). With (14), we ensure that the average current on C l is zero, so that the average output voltage is unchanged justifying the assumption to replace it with an ideal voltage source.
2) ZVS: The ZVS is achieved by imposing
3) ZVDS: The ZVDS is achieved when dv C i (θ)/dθ = 0 for θ = θ 2 . Accordingly to (7), this is equivalent to ask that
1 Note that a similar condition for v C i (θ) and v C r (θ) is not necessary, since it is always satisfied.
Equations (12)- (16) (17) and, once solved, ensure that the designed converter features both ZVS and ZVDS behavior at its steady state. Furthermore, note that they are independent of the switching frequency f s , which is required to denormalize the system according to (4) and represents an additional free design parameter. Unfortunately, the solution of these equations cannot be achieved in closed form due to their nonlinearity. Yet, they can be fed into any numerical solver (usually, a numerical optimization tool) to get, with minimal computational effort, the parameters values that ensure the desired behavior. The Wolfram Mathematica notebook software developed for solving the system (12)- (16) is available online 2 and as paper additional material.
Interestingly enough, despite the nonlinearity, we always observed that the achieved equation system has a "good" behavior: under the assumption that a solution exists, only five degrees of freedom are required to satisfy the five constraints (12)-(16). Furthermore, in the most common case (in particular, in the ideal lossless system, i.e., when all quality factors are set to infinity and v D = 0), convergence of the numerical optimization tool is not an issue, and the selection of a proper initial point is required only for reducing the computation time. With respect to this, it is worth highlighting that the system has shown to be smooth, so the best candidate as initial point is the solution of another system whose design parameters (e.g., μ, k i , etc.) are similar to those of the considered one. As an example, the solution of the corresponding ideal lossless system is a good candidate as the initial point of a lossy system. This is the approach we followed in the two examples of Section VI.
Interestingly, from a mathematical point of view, only five among the unconstrained parameters in (17) are returned by the solver. This means that two parameters are actually degrees of freedom.
In the examples provided in Section VI, aiming to optimize the hardware implementation complexity of the converter, we fix the value of D and k r . In fact, a 50% duty cycle clock is usually the simplest one to realize, while fixing k r means setting the ratio between the inductances of the two inductors present in the circuit of Fig. 2(b) [or between the inductance of the inductor and the equivalent inductance of the transformer for the circuit in Fig. 2(a) ]. The latter may be extremely useful both in an off-the-shelf realization and in an integrated one, since the number of available inductors is usually much more limited with respect to the number of available capacitors.
Despite the one mentioned above is the optimization choice we made in this paper, it is worth stressing that other choices are possible and can be easily achieved. As an example, one may want to exploit the degrees of freedom to reduce the peak values of voltage or current on the active devices, so reducing their stress and improving reliability and/or reducing costs. Another option is to maximize the converter efficiency, 
, and g o = 56.5 (design example 2). These design curves have been used in Section VI for the design of the two prototypes, whose working points have been identified by the markers A and B.
η defined as the ratio between the power on the output load and the power required from the input source V in , that considering the normalization we introduced can be defined as
Also, in this case, to limit the complexity of this paper, we leave the detailed description of these optimized solutions to future contributions.
V. DESIGN CURVES
As observed in the previous section, the advantage of the proposed dimensionless analysis is that one can solve the system composed of (12)- (16) without any assumption on the real circuit parameters, thus obtaining general design curves. Then, a circuit designer can simply ensure the optimal working point by looking at the achieved dimensionless solution and denormalize it with the actual values of V o , I o , and f s . In case of an isolated topology, also the value of n has to be used in the denormalization process.
In this paper, we limit ourselves to propose the three design curves sets of Fig. 8 . The curves refer to the two design examples that will be considered in Section VI and have to be interpreted as follows.
The plots report, from top to bottom, the values of
, and i 0 L r that ensure both ZVS and ZVDS behavior at stationary condition, as a function of k r and μ, under the assumption that k i , D, and all other technological constrained parameters are fixed. Given the actual value of μ, i.e., given the ratio between input and output voltage, and by looking at the design curves corresponding to the actual values of the parameters fixed by technological constraints, a designer can simply select a value of k r of his/her choice, and immediately get q i , q r , and q x . Then, given V o , I o , and f s , by using (4), it is possible to get the values of C i , C r , L x , and L r of the equivalent circuit of Fig. 5(c) . In case of a nonisolated topology, these values correspond directly to C inv , C rec , L pair , and L rec ; in case of an isolated topology, C rec and L rec are modified by the turns ratio value. In the next section, two design examples will be provided to better clarify the design procedure.
VI. PROTOTYPES DESIGN AND MEASUREMENTS
The proposed methodology is validated through the design, implementation, and measurements of two dc-dc converters realized with off-the-shelf components. The first one has a nonisolated topology, a low switching frequency, and it is built with low-quality inductors and capacitors. The second one is isolated, running at higher frequency and designed with highquality reactive elements. The pictures of the two prototypes are shown in Fig. 9(a) and (b) , respectively. The design procedure is composed of two steps: the first design step is performed neglecting any kind of loss in the circuit in order to get, with the help of the design curves of Fig. 8(a) , a first approximation of the component values, and consequently an indication of their parasitics. Then, we take into account all circuit non idealities (diode voltage drop, inductor and capacitor quality factors, etc.) to reach the final accurate design point by exploiting the design curves of Fig. 8(b) and (c) .
Design example 1: Let us consider a 2.5 -W nonisolated dc-dc converter, with V in = 5 V and V out = 3.3 V (so I out = 0.76 A and R load = 4.36 Ω), operating at approximately 500 kHz. The desired voltage ratio imposes μ = 1.515, and since it is a nonisolated topology, we have L i = 0 H and so k i = 1. Let us also set the two additional constraints k r = 0.5 (to achieve L x = L r and thus L pair = L rec ) and D = 0.5 ( i.e., θ 3 = π). If we initially assume that all circuit elements are ideal, i.e., V ON D = 0 and all quality factors equal to infinity, the solution of (12)- (16) is the point indicated with the marker "A" in (19) Then, q i , q r , q x , and k r can be denormalized using (4) to get
Given a first approximation of circuit elements values, it is possible to get a realistic indication of their parasitics. For example, let us assume that we wish to design the converter with inductors that, in the range of a few μH and for the desired frequency, have Q L x = Q L r ≈ 36. We desire to use standard ceramic capacitors with X7R dielectric, which have a quite low merit factor at the desired operating frequency, quantifiable in The design curves corresponding to these values have been computed and plotted in Fig. 8(b) . The desired solution is the point with the marker "A," and it is given by
that is remarkably different from (19) , mainly due to the low quality factors of inductors and capacitors. This confirms how important is the consideration and the correct estimation of parasitics in this kind of converters. Denormalization leads to C inv = 37.0 nF, C rec = 16.1 nF, L pair = L rec = 2.86 μH.
For a more feasible solution, we exploit the last degree of freedom given by the oscillation frequency, noticing that by slightly increasing the f s from 500 to 649.6 kHz, we get
In this way, we can use two inductors with a standard commercial values for L pair and L rec , while we can approximate C inv = 30 nF and C rec = 12.2 nF placing a few commercial capacitors in parallel.
Output voltage and current measured from the prototype are in the expected range (V out = 3.1 V and I out = 680 mA). Also the measured efficiency (59%) agrees with the theoretical one (58%) computed accordingly to (18) . The measured waveforms for V C in v (t), V C r e c (t), I inv (t), and I rec (t) are plotted in Fig. 10 (solid line), along with the theoretical ones computed with the developed model (marker points). As it can be noted, the matching is almost perfect; it is also possible to see a very good behavior in terms of both ZVS and ZVDS.
Design example 2: Let us consider a 500 -mW isolated dcdc converter, with V in = 5 V, V out = 12 V (so I out = 41.7 mA and R load = 288 Ω), operating at approximately 1 MHz. Let us also assume a transformer turns ratio n = 2. By considering all the normalizations introduced in Section III, we have μ = nV in /V out = 0.833. Here, k i is given by the transformer coupling coefficient k (so ideally k i = 1), while k r = Fig. 10 . Measured current and voltage waveforms for the 2.5 -W nonisolated dc-dc converter prototype, compared with the expected theoretical ones (dark markers) computed with the proposed model.
determines the relation between L p and L rec . As in the previous example, we can start with the assumption of ideal devices and k r = 0.5, that leads from Fig. 8 (a) (see marker "B") to (20) that is denormalized to
The best fit for commercial transformer is a 10.9 -μH WE-FLEX transformer by Würth Elektronik, with coupling coefficient k ≈ 0.98 and quality factor ≈ 45. Consequently, we use a smaller value also for the inductor, i.e., L rec = 33 μH with a quality factor ≈ 47. Without any knowledge on how the transformer losses are divided into the R core and R p , we assume
and k r ≈ 0.558. In this prototype, we use ceramic capacitors with C0G dielectric, which ensure extremely high performance (Q C i > 1000 and Q C r > 1000) so that we can assume an infinite quality factor. We also use the same N-MOS as in the previous example (with here g DS ≈ 2700), while the rectifying diode of our choice is an ES1B by Vishay, with V The solution of the system considering these technological constrained parameters can be found looking at the design curves of Fig. 8(c) . Due to the high quality of the component used, this design leads to a solution (the marker point "B" in the figure) not very different from (20) Measurements show V out = 11.8 V and I out = 40.3 mA with a 75% efficiency, which are very similar to the theoretically expected ones (12.0 V, 41.7 mA, 77%). Measured waveforms are plotted in Fig. 11 (solid lines) and compared with the ones computed according to the developed theoretical model (marker points). As in the previous case, the matching is extremely good.
VII. CONCLUSION
In this paper, a new approach for class-E dc-dc converter design has been proposed. Differently from the state-of-the-art approach, the proposed methodology is based on the exact circuit analysis and does not need any strong simplifying assumptions such as the common sinusoidal approximation. Furthermore, the approach is capable of taking into account the most important circuit nonidealities, ensuring a very high adherence between the actual circuit evolution and the modeled one. A dimensionless approach also allows us to achieve design curves that can be used to get in few seconds the optimized circuit design. As a proof of concept, two dc-dc converter prototypes are presented. Measurements confirm an almost perfect matching with the expected results.
is assumed constant. Equation (7) is so reduced to a third-order system in the tree variables i
, and
. By properly rearranging all terms in (7), the system can be conveniently rewritten as
where all elements of A (Z 1 ) ∈ R 3×3 and of B (Z 1 ) ∈ R 3 can be retrieved by comparing (A1) with (7) under the assumption that m ON = 0 and d ON = 1. Even if it is not possible to provide a full mathematical demonstration, the matrix A (Z 1 ) always features two complex conjugated eigenvalues −σ 0 ± jω 0 (with associated eigenvectors w R ± jw I ) and a real negative one −λ 3 (with associated eigenvector w 3 ) that can be easily numerically computed. In this case, the solution of (A1) in matricial form is given by (A2). Note that three unknown coefficients c 1 , c 2 , and c 3 are present, and determined once the initial condition of the system is given. 
B. Zone Z 2 The system evolution is regulated by
where A (Z 2 ) ∈ R 4×4 and B (Z 2 ) ∈ R 4 . The matrix A (Z 2 ) has two couples of complex conjugates eigenvalues −σ 1 ± jω 1 (with associated eigenvectors w R 1 ± jw I 1 ) and −σ 2 ± jω 2 (with associated eigenvectors w R 2 ± jw I 2 ). The evolution of all normalized current and voltage signals is given by the sum of two damped sinusoidal tones, with angular frequency ω 1 and ω 2 , whose expression is given in Equation (A4) at the bottom of this page.
C. Zone Z 3
The evolution here is regulated by a third-order system as in Z 1 , and it is described by 
where A (Z 4 ) ∈ R 2×2 and B (Z 4 ) ∈ R 2 . Since A (Z 4 ) has always two real negative eigenvalues −λ 1 and −λ 2 with associated eigenvectors w 1 and w 2 , the evolution is simply given by 
